HPC Programming Bootcamp



Day 1: Introduction Abhinav Bhatele, Department of Computer Science





Bootcamp information

- Location: Iribe 4105 from 9:30-11:45 am, 1:15-4:00 pm
- Labs will be in the afternoon
- Website: https://hpcbootcamp.readthedocs.io
- Lecture slides and lab info posted online before class









- Day I: Introduction to serial and parallel programming
 - Computer architecture
 - Measuring performance and optimizing serial code
 - Parallel hardware
- Day 2: Writing OpenMP programs
 - Overview of parallel programming
 - Writing OpenMP programs
 - Profiling parallel applications







• Day 3: Writing MPI programs

- Writing MPI programs
- Parallel performance
- Optimizing parallel performance
- Day 4: Other programming models
 - Charm++
 - RAJA







Introduction

von Neumann architecture

		Central
		С
Input Device		Arithm
		Me
	htt	ps://en.wikipedia.o





Memory hierarchy

Faster Access

All levels of memory hierarchy are getting faster

Higher Capacity

https://www.cs.swarthmore.edu/~kwebb/cs31/f18/memhierarchy/mem_hierarchy.html





Memory access: UMA vs. NUMA



Uniform Memory Access

https://frankdenneman.nl/2016/07/07/numa-deep-dive-part-1-uma-numa/



Abhinav Bhatele, HPC Programming Bootcamp



Non-uniform Memory Access



8

Memory access: UMA vs. NUMA



Uniform Memory Access

https://frankdenneman.nl/2016/07/07/numa-deep-dive-part-1-uma-numa/



Abhinav Bhatele, HPC Programming Bootcamp



Non-uniform Memory Access

8

Definitions: Cores, sockets, nodes

• CPU: processor

- Single or multi-core: core is a processing unit, multiple such units on a single chip make it a multicore processor
- Socket: chip
- Node: packaging of sockets







A multi-socket nod

Machine (32GB)							
Socket P#0 (16GB)			s	Socket P#1 (16GB)			
NUMANode P#0 (8192MB)				NUMANode P#2 (8192MB)			
L3 (8192KB)				L3 (8192KB)			
L2 (2048KB) L2 (2048KB)	L2 (2048KB)	L2 (2048KB)		L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	L2 (2048KB)
L1i (64KB)	L1i (64KB)	L1i (64KB)		L1i (64KB)	L1i (64KB)	L1i (64KB)	L1i (64KB)
L1d (16KB) L1d (16KB) L1d (16KB) L1d (16KB)	Lld (16KB) Lld (16KB)	L1d (16KB) L1d (16KB)		L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)
Core P#0 Core P#1 Core P#2 Core P#3 PU P#0 PU P#1 PU P#2 PU P#3	Core P#4 Core P#5 PU P#4 PU P#5	Core P#6 Core P#7 PU P#6 PU P#7		Core P#0 Core P#1 PU P#16 PU P#17	Core P#2 Core P#3 PU P#18 PU P#19	Core P#4 Core P#5 PU P#20 PU P#21	Core P#6 Core P#7 PU P#22 PU P#23
NUMANode P#1 (8192MB)				NUMANode P#3 (8192MB)			
L3 (8192KB)				L3 (8192KB)			
L2 (2048KB) L2 (2048KB)	L2 (2048KB)	L2 (2048KB)		L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	L2 (2048KB)
L1i (64KB)	L1i (64KB)	L1i (64KB)		L1i (64KB)	L1i (64KB)	L1i (64KB)	L1i (64KB)
L1d (16KB) L1d (16KB) L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)		L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)
Core P#0 Core P#1 Core P#2 Core P#3 PU P#8 PU P#9 PU P#10 PU P#11	Core P#4 Core P#5 PU P#12 PU P#13	Core P#6 Core P#7 PU P#14 PU P#15		Core P#0 Core P#1 PU P#24 PU P#25	Core P#2 Core P#3 PU P#26 PU P#27	Core P#4 Core P#5 PU P#28 PU P#29	Core P#6 Core P#7 PU P#30 PU P#31

DEPARTMENT OF THERSITY OF THERSON OF COMPUTER SCIENCE AMD Bulldozer: https://en.wikipedia.org/wiki/Memory_hierarchy



Definitions: Serial vs. parallel code

- Thread: a thread or path of execution managed by the OS
- Process: heavy-weight, processes do not share resources such as memory, file descriptors etc.
- Serial or sequential code: can only run on a single thread or process
- Parallel code: can be run on one or more threads or processes



Abhinav Bhatele, HPC Programming Bootcamp

Measuring performance

Measuring performance (execution time)

- Use the time system call
- Add timers to your code
- Use a performance tool: gprof



Abhinav Bhatele, HPC Programming Bootcamp

13

Definitions: Wall clock vs CPU time

- Elapsed or wall clock time is the total time from start to finish
- CPU or process time is the time spent in a process
 - Doesn't include time when the process was stopped by others such as for I/O
 - Includes time when the system is running user code and system code





Using the time command

- Prefix time on the command line before your executable

 - real 0m0.809s
 - user Om0.734s
 - sys 0m0.019s

- Real: Elapsed time
- User: Time spent in the user code
- Sys:Time spent in the kernel



Abhinav Bhatele, HPC Programming Bootcamp

\$ time ./program <args>



int gettimeofday(struct timeval *tv, struct timezone *tz);

#include <sys/time.h>

• • • struct timeval start, end;

gettimeofday(&start, NULL); /* do work */ gettimeofday(&end, NULL);

long long elapsed = (end.tv_sec - start.tv_sec) * 100000000011



+ (end.tv usec - start.tv usec) * 100011;



int getrusage(int who, struct rusage *usage);

#include <stdio.h> #include <sys/time.h> #include <sys/resource.h>

struct rusage start, end;

getrusage(RUSAGE_SELF, &start); /* do work */ getrusage(RUSAGE_SELF, &end);

long long elapsed = (end.ru_utime.tv_sec - start.ru_utime.tv_sec) 10000000011 *

+ (end.ru_utime.tv_usec - start.ru_utime.tv_usec)

100011; *



• • •



int getrusage(int who, struct rusage *usage);

#include <stdio.h> #include <sys/time.h> #include <sys/resource.h>

struct rusage start, end;

getrusage(RUSAGE_SELF, &start); /* do work */ getrusage(RUSAGE_SELF, &end);

long long elapsed = (end.ru utime.tv sec - start.ru utime.tv sec) 10000000011 *

+ (end.ru_utime.tv_usec - start.ru_utime.tv_usec)

100011; *



• • •

Abhinav Bhatele, HPC Programming Bootcamp

who:

RUSAGE SELF RUSAGE CHILDREN **RUSAGE THREAD**



Tools to measure performance: gprof

Compile program with -pg

\$ gcc -pg -O3 -o pgm pgm.c

• Run the program

Outputs gmon.out

\$./pgm

Run gprof on the output

\$ gprof pgm gmon.out





Sample gprof output

Flat profile:

Each s	ample count	s as 0.01	seconds.			
%	cumulative	self		self	total	
time	seconds	seconds	calls	Ts/call	Ts/call	name
60.03	0.03	0.03				element_matrice
40.02	0.05	0.02				smvp
0.00	0.05	0.00	35025	0.00	0.00	inv_J
0.00	0.05	0.00	1303	0.00	0.00	area_triangle
0.00	0.05	0.00		0.00	0.00	arch_parsecl







Things to consider

- Performance variation from run-to-rur
 - Better to take multiple measurements and then t
- Input arguments
 - Are they representative of a production run



ake the mean	





Optimizing code

Optimizations done by hardware

- Instruction pipelining
 - Execute different parts of instructions in parallel
- Branch prediction
 - Speculatively execute the most likely branch





Optimizations done by the compiler

- Important to remember the compiler option -ON, N = 1, 2, 3
 - Should only enable safe optimizations that do not change the result of a correct program
 - May discover latent bugs
- Compiler optimizations:
 - https://en.wikipedia.org/wiki/Category:Compiler_optimizations
 - Loop-invariant code motion
 - Loop unrolling
 - Dead code elimination





Typical performance problems

- Slow algorithm needs a significant re-write
- Forget to turn on compiler optimization
- Debugging printfs in the code
- Inefficient input/output (I/O)
- Cache/memory performance







Good software practices

- Function inlining
- Efficient data layout and access
- Remove unnecessary data movement





Principle of locality

- Spatial locality: Data nearby tends to be referenced together

for (i=0; i<M; i++)</pre> for (j=0; j<N; j++)</pre> for (k=0; k<L; k++)</pre> C[i][j] += A[i][k]*B[k][j];







Blocking to improve cache performance

- Create smaller blocks that fit in cache
- $C_{22} = A_{21} * B_{12} + A_{22} * B_{22} + A_{23} * B_{32} + A_{24} * B_{42}$

1 ₁₂	A ₁₃	A ₁₄	B ₁₁	B ₁₂	B ₁₃	B ₁₄
22	A ₂₃	A ₂₄	B ₂₁	B ₂₂	B ₂₃	B ₂₄
32	A ₃₃	A ₃₄	B ₃₂	B ₃₂	B ₃₃	B ₃₄
42	A ₄₃	A ₁₄₄	B ₄₁	B ₄₂	B ₄₃	B ₄₄

Parallel Architecture

Parallel Architecture

• A set of nodes or processing elements connected by a network.

https://computing.llnl.gov/tutorials/parallel_comp

Interconnection networks

- Used in the past: torus, hypercube

Memory and I/O sub-systems

- Similar issues for both memory and disks (storage):
 - Where is it located?
 - View to the programmer vs. reality
- Performance considerations: latency vs. throughput

Abhinav Bhatele, HPC Programming Bootcamp

31

UNIVERSITY OF MARYLAND

Questions?

Abhinav Bhatele 5218 Brendan Iribe Center (IRB) / College Park, MD 20742 phone: 301.405.4507 / e-mail: bhatele@cs.umd.edu